• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    Chip stack type semiconductor package and method for fabricating the same, the package including a lower chip having a center pad formation surface defined at a bottom thereof, an upper chip stacked on the lower chip by being adhered to a top surface of the lower chip having no center pad formed thereon and having a center pad formation surface defined at a top surface thereof, both surface adhesive insulating tapes attached on regions spaced from, and positioned left and right sides of respective center pads formed in the center pad formation surfaces of the lower chip and the upper chip, leads having inner lead portions inside of a molded body of an encapsulation resin and outer lead portions exposed outside of the molded body and both end portions of the leads attached to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the upper chip and to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the lower chip opposite to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the upper chip, to enclose opposite sides of the upper and lower chips, conductive connection members for electrical connection of the inner lead portions of the leads with the center pads of the lower chip and the upper chip, a molded body for encapsulating entire structure except the outer lead portions, and solder balls, external power source connection terminals, attached to bottoms of the outer lead portions, whereby providing an excellent device packing density, simplifying a fabrication process because the packaging is conducted after chips are stacked, improving a heat dissipation capability, and providing excellent mechanical and electrical reliability because extremely short protected signal lines are provided.
    公开号:US20010000053A1
    申请号:US09/727,778
    申请日:2000-12-04
    公开日:2001-03-22
    发明作者:Hee Suh；Bog Lee
    申请人:Suh Hee Joong；Lee Bog Kyou；
    IPC主号:H01L25-0657
    专利说明:
    [1] 1. 1. Field of the Invention
    [2] 2. The present invention relates to a chip stack-type semiconductor package, and more particularly, to a chip stack-type semiconductor package and a method for fabricating the same, which has a high device packing density, a simple fabrication process owing to processing the packaging, not between semiconductor packages, but between chips, and excellent mechanical and electrical reliability owing to extremely short signal lines which are exposure protected.
    [3] 3. 2. Background of the Related Art
    [4] 4. In general, a semiconductor device passes through an assembly process in which a wafer having integrated circuits formed thereon are separated into individual chips, and mounting the chips on a plastic or a ceramic package for easy mounting on a substrate. Thus, it may be said that main purposes of the semiconductor device packaging lie on securing a form for mounting on a substrate or socket and protection of functions of the semiconductor device. And, recently as a device packing density becomes the higher, technologies related to the assembly process, such as provision of multi-pin, micron assembly technology, and a variety of packages coming from development of a variety of mounting methods, and etc., are involved in great changes depending on sub-fields of the assembly process.
    [5] 5.FIG. 1A illustrates a perspective view of a DIP (Dual Inline Package), and FIG. 1B illustrates a cross section showing an internal structure of the DIP in FIG 1A. An outline of semiconductor assembly process will be explained, taking a plastic DIP which is widely used currently as an example.
    [6] 6. In the cutting of the wafer having electric circuits formed thereon, in most of cases, since silicon is hard and brittle with a Moh's hardness of 7, a breaking force is exerted along a separation line having a material planted therein in advance in formation of the wafer for separating the wafer, to break and separate the wafer. And, the separated individual chips are bonded on a chip mounting region (die pad) 11 by Au—Si eutectoid method, soldering, or resin bonding, as necessary. The chip is bonded to the chip mounting region 11, not only for mounting on a substrate after assembly and, sometime in combination, as a terminal for electrical input/output or earthing, but also for dispersing a heat generated in operation of the device through the chip mounting region 11. After the chip 1 is bonded, the chip and an inner lead 12 a of a lead frame is connected with gold wire, a conductive connection member 5, by bonding mostly using thermocompression or combination of thermocompression and ultrasonic sealing in case of a plastic sealing package using gold wire. After the chip 1 and the inner lead 12 a are connected electrically by the wire bonding, molding is conducted in which the chip is enclosed in a high purity epoxy resin which is an important element that determines a reliability of an integrated circuit, wherein improvements, such as provision of high purity resin and low stressed molding which can reduce stress to the integrated circuit, are under study. And, after the foregoing process is completed, an outer lead portion 12 b is trimmed and formed to a required shape for mounting the IC package on a socket or a substrate, when the outer lead portion 12 b is dipped in a plating or soldering solution for improvement of soldering effect.
    [7] 7. In the meantime, the related art semiconductor packages are stacked when it is intended to increase a memory size, which requires very complicated process because the package units should be combined newly after the packaging is finished for fabrication of a chip stack-type package. That is, after individual packages are fabricated for individual chips by the packaging process, a process of stacking the completed individual packages should be conducted, that increases total fabrication processes and cost for fabricating the stack type semiconductor package. And, the related art stack type semiconductor package has difficulty in providing a lighter, thinner, shorter and smaller package, and a poor heat dissipation. SUMMARY OF THE INVENTION
    [8] 8. Accordingly, the present invention is directed to a chip stack-type semiconductor package and a method for fabricating the same that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
    [9] 9. An object of the present invention is to provide a chip stack-type semiconductor package and a method for fabricating the same, which has a high device packing density, a simple fabrication process owing to processing the packaging after chip stacking, an excellent heat dissipation capability owing to a large heat dissipation area, and excellent mechanical and electrical reliability owing to extremely short signal lines which are exposure protected.
    [10] 10. Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
    [11] 11. To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, the chip stack type semiconductor package includes a lower chip having a center pad formation surface defined at a bottom thereof, an upper chip stacked on the lower chip by being adhered to a top surface of the lower chip having no center pad formed thereon and having a center pad formation surface defined at a top surface thereof, both surface adhesive insulating tapes attached on regions spaced from, and positioned left and right sides of respective center pads formed in the center pad formation surfaces of the lower chip and the upper chip, leads having inner lead portions inside of a molded body of an encapsulation resin and outer lead portions exposed outside of the molded body and both end portions of the leads attached to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the upper chip and to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the lower chip opposite to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the upper chip, to enclose opposite sides of the upper and lower chips, conductive connection members for electrical connection of the inner lead portions of the leads with the center pads of the lower chip and the upper chip, a molded body for encapsulating entire structure except the outer lead portions, and solder balls, external power source connection terminals, attached to bottoms of the outer lead portions.
    [12] 12. In other aspect of the present invention, there is provided a method for fabricating a chip stack type semiconductor package, including the steps of (1) attaching both surface adhesive insulating tapes on a top surface of a lower chip where no center pads are formed therein, the lower chip having a center pad formation surface defined at a bottom thereof, (2) attaching an upper chip on a top surface of the both surface adhesive insulating tape to stack the upper chip on the lower chip, (3) attaching both surface adhesive insulating tapes on regions spaced from, and positioned left and right sides of respective center pads formed in the center pad formation surfaces of the lower chip and the upper chip, (4) attaching top end portion of the leads to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the upper chip, and attaching bottom end portions of the leads to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the lower chip opposite to the both surface adhesive insulating tapes to which the top end portions of the leads are attached, to enclose opposite sides of the upper and lower chips, thereby fitting the leads, (5) electrically connecting the top and bottom end portions of the leads to the center pads of the lower chip and the upper chip with conductive connection members, (6) conducting a resin encapsulation so as to protect the upper and lower chips and the conductive connection members, to form a molded body, and (7) attaching solder balls, external power source connection terminals, to bottoms of the lead portions outside of the molded body.
    [13] 13. It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed. BRIEF DESCRIPTION OF THE DRAWINGS
    [14] 14. The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention:
    [15] 15. In the drawings:
    [16] 16.FIGS. 1A and 1B illustrate one example of a related art semiconductor package, wherein
    [17] 17.FIG. 1A illustrates a perspective view of a DIP, and
    [18] 18.FIG. 1B illustrates a section across line I—I in FIG. 1A;
    [19] 19.FIGS. 2A and 2B illustrate a front view and a plan view of a chip stack type package in accordance with a preferred embodiment of the present invention;
    [20] 20.FIG. 3 illustrates a section across line II—II in FIG. 2B,
    [21] 21.FIGS. 4A-4K illustrate stacking and packaging process of the chip stack type semiconductor package in accordance with a preferred embodiment of the present invention; wherein,
    [22] 22.FIG. 4A illustrates a section showing a state in which two semiconductor chips are stacked,
    [23] 23.FIG. 4B illustrates a section showing a state in which both surface adhesive insulating tape is attached to a center pad formation surface on an upper chip,
    [24] 24.FIG. 4C illustrates a section showing a state in which a lead is attached to both surface adhesive insulating tape on an upper chip,
    [25] 25.FIG. 4D illustrate a section showing a state in which a first wire bonding is completed,
    [26] 26.FIG. 4E illustrates a section showing a sate at a time point in forming a lead,
    [27] 27.FIG. 4F illustrates a section showing a state after completion of the lead forming,
    [28] 28.FIG. 4G illustrates a section after completion of second wire bonding,
    [29] 29.FIG. 4H illustrates a section after completion of molding,
    [30] 30.FIG. 4I illustrates a section showing a state in which solder paste is coated inside of a groove,
    [31] 31.FIG. 4J illustrates a section showing a solder ball is fitted in tie groove,
    [32] 32.FIG. 4K illustrates a section showing completion of solder ball fitting through a reflow process,
    [33] 33.FIG. 5 illustrates a section showing a state in which a chip stack type semiconductor package of the present invention is mounted on a circuit board; and,
    [34] 34.FIGS. 6A and 6B illustrate a top view and a bottom view of a chip stack type semiconductor package in accordance with another preferred embodiment of the present invention, respectively. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
    [35] 35. Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. A first preferred embodiment of the present invention will be explained with reference to FIGS. 2A-5. FIGS. 2A and 2B illustrate a front view and a plan view of a chip stack type package in accordance with a preferred embodiment of the present invention, and FIG. 3 illustrates a section across line II—II in FIG. 2B.
    [36] 36. The chip stack type semiconductor package in accordance with a preferred embodiment of the present invention includes a lower chip 1 a having a center pad formation surface 100 a defined at a bottom hereof, an upper chip 1 b stacked on the lower chip 1 b by being adhered to a top surface of the lower chip 1 a having no center pad formed thereon and having a center pad formation surface 1 b defined at a top surface thereof, both surface adhesive insulating tapes 3 attached on regions spaced from and positioned left and right sides of respective center pads 10 a and 10 b formed in the center pad formation surfaces 100 a and 100 b of the lower chip 1 a and the upper chip 1 b, channel formed leads having inner lead portions 400 a inside of a molded body 6 of an encapsulation resin and outer lead portions 400 b exposed outside of the molded body and top end portions attached to the both surface adhesive insulating tapes 3 attached on left and right sides of the center pads 10 b of the upper chip 1 b and bottom end portions attached to the both surface adhesive insulating tapes 3 attached on left and right sides of the center pads 10 a of the lower chip 1 a opposite to the both surface adhesive insulating tapes 3 attached on left and right sides of the center pads 10 b of the upper clip 1 b, to enclose opposite sides of the upper and lower chips 1 a and 1 b, conductive connection members 5 for electrical connection of the top portions and bottom portions of the leads 4 with the center pads 10 a and 10 b of the lower chip 1 a and the upper chip 1 b, a molded body 6 for encapsulating entire structure except the outer lead portions 400 b and solder balls 7 attached to bottom of the outer lead portions 400 b of the leads 4. There is adhesive 2, such as epoxy between the upper chip 1 a and the lower chip 1 b. The conductive connecting member 5 is preferably gold wire, and the encapsulation resin is preferably epoxy molding compound. And, there are grooves 401 in bottoms of the outer lead portions 400 b of the leads 4 for easy attachment of the solder balls 7, and there is solder paste 8 coated on insides of the grooves 401 of the leads 4 for easy welding of the solder balls 7 attached to the grooves 401 to the leads 4 through a reflow process. A flux may be coated instead of the solder paste 8. And, outer leads 400 b of respective leads 4 are exposed in top and bottom, and left and right sides of the molded body 6 for dissipation of a hear generated during operation of the lower chip 1 a and the upper chip 1 b through the outer lead portions 400 b of the leads 4 exposed outside of the molded body 6.
    [37] 37. Processes for stacking and packing the aforementioned chip stack type semiconductor package of the present invention will be explained with reference to FIGS. 4A and 4K in detail. Two semiconductor chips of a center pad type to be used as the lower chip 1 a and the upper chip 1 b, both surface adhesive insulating tape 3, and leads 4 are provided.
    [38] 38. Then, referring to FIG. 4A, the lower chip 1 a is held with the center pad formation surface 100 a faced down, and a coat of adhesive 2 is applied to the no center pad formation surface of the lower chip 1 a. Then, the upper chip 1 b is attached to a top portion of the lower chip 1 a having the adhesive coated thereon, with the center pad formation surface 100 b exposed in upper side. The coat of the adhesive is provided between the lower chip 1 a and the upper chip 1 b for bonding the two chips as well as electrical insulation between the two chips. As shown in FIG. 4B, after completion of stacking the chips, both side adhesive insulating tapes 3 are attached on regions of the center pad formation surfaces 100 a and 100 b of the center pads 10 a and 10 b on left and right sides of, and each spaced a distance from the center pads 10 a and 10 b of the lower chip 1 a and the upper chip 1 b. Then, as shown in FIG. 4C, leads 4 are attached such that one ends of each of the leads 4 is adhered to the both side adhesive insulating tape 3 attached on left and right sides of the center pad 10 b in the top surface of the upper chip 1 b. That is, one end of the lead 4 is attached on the both side adhesive insulating tape 3 on left side of the center pad 10 b on the top surface of the upper chip 1 b such that the lead 4 is projected in a left side of the chip, and one end of the lead 4 is attached on the both side adhesive insulating tape 3 on right side of the center pad 10 b on the top surface of the upper chip 1 b such that the lead 4 is projected in a right side of the chip. Then, as shown in FIG. 4D, a first wire bonding is conducted, in which the left and right side ends of the leads are electrically connected to the center pads 10 b in the upper chip 1 b with the conductive; connecting member 5 of gold wire. As shown in FIG. 4E, respective leads 4 attached to the left and right side both side adhesive tapes 3 are formed to enclose sides of the upper and lower chips 1 b and 1 a in channel forms, and as shown in FIG. 4F, the other ends of the leads 4 are attached to the both side adhesive insulating tapes 3 on left and right sides of, and each spaced a distance from the center pads 10 a in a bottom surface of the lower chip 1 a. The forming of the leads 4 includes bending of the top portions of the leads 4 and bending of the bottom portions of the leads 4. In the meantime, provided all the forming for the left and right side leads 4 are completed, as shown in FIG. 4G, a second wire bonding is conducted, in which the other ends of the leads 4 are electrically connected to the centerpads 10 a in the lower chip 1 a with conductive connecting members 5 of gold wire. Then, after the second wire bonding is completed, an encapsulation is conducted, for protecting the conductive connecting members 5 and the upper and lower chips 1 b and 1 a, when, as shown in FIG. 4H, the entire structure is encapsulated except the outer lead portions 400 b of the leads 4. After completion of the encapsulation, solder balls 7 are attached to the outer lead portions 400 b exposed to outside of the molded body 6 formed by hardened encapsulation resin. In this instance, the solder balls 7 can be attached with easy as there are grooves 401 formed in the bottom surface of the outer lead portions 400 b exposed to outside of the molded body 6. That is, as shown in FIG. 4I, after solder plate 8 or flux is coated inside of the grooves 401 in the bottom surface of the outer leads 400 b exposed to outside of the molded body 6, as shown in FIG. 4J, the solder balls 7 are fitted to the grooves 401 and subjected to a heat treatment process of reflow, to weld the solder balls 7 to an inside of the grooves 401 in the outer lead portions 400 b firmly, as shown in FIG. 4K. In order to omit the lead forming process, channel formed leads 4 may be provided in advance, to attach the ends of the leads 4 to the both surface adhesive insulating tapes 3 attached on left side of the center pads 10 b and 10 a of the upper and lower chips 1 b and 1 a as well as to the both surface adhesive insulating tapes 3 attached on right side of the center pads 10 b and 10 a of the upper and lower chips 1 b and 1 a. As shown in FIG. 5, the chip stack-type semiconductor package of the present invention fabricated thus is mounted on a circuit board.
    [39] 39.FIGS. 6A and 6B illustrate a top view and a bottom view of a chip stack type semiconductor package in accordance with another preferred embodiment of the present invention respectively, wherein the grooves 401 in the bottom portions of the leads 4 are formed in zigzag positions. Otherwise, the another embodiment of the present invention is identical to the first embodiment of the present invention. The attachment of the solder balls 7 to the leads 4 at zigzag positions permits to secure adequate insulation distances between solder balls 7.
    [40] 40. As has been explained, the chip stack-type semiconductor package and method for fabricating the same have the following advantages.
    [41] 41. The chip stack-type semiconductor package of the present invention permits a high density device packing, to provide a large sized memory, and to have improved mechanical and electrical reliability. That is, since the chip stack-type semiconductor package of the present invention makes a package by stacking chips, the memory size can be increased. And, the exposure of the outer lead portions to top, bottom, and sides of the molded body in the chip stack-type semiconductor package of the present invention facilitates an improvement in heat dissipation as a heat dissipation area is increased. And, because the chip stack-type semiconductor package of the present invention permits to secure adequate distances between leads, which in turn permits to increase a size of solder balls that increases an adhesive force of the solder balls to the leads, a signal transmission reliability can be improved when the package is mounted on a board. In the meantime, because the chip stack-type semiconductor package of the present invention stacks, not packages after individual packages are fabricated, but chips in a packaging stage, a fabrication process is significantly simplified in comparison to the related art stacked package fabrication in which individual chips are packaged and the individual semiconductor packages from the individual chip packaging are packaged again. Thus, as the chip stack-type semiconductor package of the present invention has extremely short signal lines, a semiconductor package can be provided, which has excellent mechanical and electrical reliability, and an increased memory size.
    [42] 42. It will be apparent to those skilled in the art that various modifications and variations can be made in the chip stack-type semiconductor package and method for fabricating the same of the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.
    权利要求:
    Claims (20)
    [1" id="US-20010000053-A1-CLM-00001] 1. A chip stack type semiconductor package comprising:
    a lower chip having a center pad formation surface defined at a bottom thereof;
    an upper chip stacked on the lower chip by being adhered to a top surface of the lower chip having no center pad formed thereon and having a center pad formation surface defined at a top surface thereof;
    both surface adhesive insulating tapes attached on regions spaced from, and positioned left and right sides of respective center pads formed in the center pad formation surfaces of the lower chip and the upper chip;
    leads having inner lead portions inside of a molded body of an encapsulation resin and outer lead portions exposed outside of the molded body and both end portions of the leads attached to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the upper chip and to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the lower chip opposite to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the upper chip, to enclose opposite sides of the upper and lower chips;
    conductive connection members for electrical connection of the inner lead portions of the leads with the center pads of the lower chip and the upper chip;
    a molded body for encapsulating entire structure except the outer lead portions; and,
    solder balls, external power source connection terminals, attached to bottoms of the outer lead portions.
    [2" id="US-20010000053-A1-CLM-00002] 2. A chip stack type semiconductor package as claimed in
    claim 1 , further comprising a both surface adhesive tape inserted between the upper chip and the lower chip.
    [3" id="US-20010000053-A1-CLM-00003] 3. A chip stack type semiconductor package as claimed in
    claim 1 , wherein the molded body is formed of an epoxy molding compound.
    [4" id="US-20010000053-A1-CLM-00004] 4. A chip stack type semiconductor package as claimed in
    claim 1 , wherein the conductive connection member is gold wire.
    [5" id="US-20010000053-A1-CLM-00005] 5. A chip stack type semiconductor package as claimed in
    claim 1 , wherein the outer lead portions has grooves formed in a bottom thereof for attachment of solder balls.
    [6" id="US-20010000053-A1-CLM-00006] 6. A chip stack type semiconductor package as claimed in
    claim 1 , wherein the grooves in a bottom of the outer lead portions for attachment of solder balls are formed in zigzag positions to adjacent grooves.
    [7" id="US-20010000053-A1-CLM-00007] 7. A chip stack type semiconductor package as claimed in
    claim 5 or
    6 , further including one coat of solder paste or flux applied to an inside of the grooves.
    [8" id="US-20010000053-A1-CLM-00008] 8. A chip stack type semiconductor package as claimed in
    claim 1 , wherein the outer lead portions are exposed in top and bottom, and left and right sides of the molded body for dissipation of a heat generated in operation of the upper and lower chips.
    [9" id="US-20010000053-A1-CLM-00009] 9. A method for fabricating a chip stack type semiconductor package, comprising the steps of:
    (1) attaching both surface adhesive insulating tapes on a top surface of a lower chip where no center pads are formed therein, the lower chip having a center pad formation surface defined at a bottom thereof;
    (2) attaching an upper chip on a top surface of the both surface adhesive insulating tape to stack the upper chip on the lower chip;
    (3) attaching both surface adhesive insulating tapes on regions spaced from, and positioned left and right sides of respective center pads formed in the center pad formation surfaces of the lower chip and the upper chip;
    (4) attaching top end portion of the leads to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the upper chip, and attaching bottom end portions of the leads to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the lower chip opposite to the both surface adhesive insulating tapes to which the top end portions of the leads are attached, to enclose opposite sides of the upper and lower chips, thereby fitting the leads;
    (5) electrically connecting the top and bottom end portions of the leads to the center pads of the lower chip and the upper chip with conductive connection members;
    (6) conducting a resin encapsulation so as to protect the upper and lower chips and the conductive connection members, to form a molded body, and,
    (7) attaching solder balls, external power source connection terminals, to bottoms of the lead portions outside of the molded body.
    [10" id="US-20010000053-A1-CLM-00010] 10. A method as claimed in
    claim 9 , wherein, instead of forming straight leads into channel forms after one ends of the leads are attached to the both surface adhesive insulating tapes, the step (4) includes the steps of;
    providing channel formed leads, and
    attaching ends of the leads to the both surface adhesive tapes attached in left side of the upper and lower chips and attaching ends of the leads to the both surface adhesive tapes attached in right side of the upper and lower chips.
    [11" id="US-20010000053-A1-CLM-00011] 11. A method as claimed in
    claim 9 , further comprising the step of forming grooves in bottom surfaces of the outer lead portions exposed outside of the molded body of the leads for attachment of the solder balls.
    [12" id="US-20010000053-A1-CLM-00012] 12. A method as claimed in
    claim 11 , feet including the step of coating solder paste or flux on an inside of the grooves in the leads.
    [13" id="US-20010000053-A1-CLM-00013] 13. A method as claimed in
    claim 12 , further including the steps of;
    setting the solder balls to the solder paste or flux coated on inside of the grooves in the leads, and
    reflowing the solder balls so as to weld the solder balls to the leads.
    [14" id="US-20010000053-A1-CLM-00014] 14. A method as claimed in one of
    claim 11 to 13, wherein the grooves in adjacent leads are formed at zigzag positions.
    [15" id="US-20010000053-A1-CLM-00015] 15. A method for fabricating a chip stack type semiconductor package, comprising the steps of:
    (1) attaching both surface adhesive insulating tapes on a top surface of a lower chip where no center pads are formed therein, the lower chip having a center pad formation surface defined at a bottom thereof;
    (2) attaching an upper chip on a top surface of the both surface adhesive insulating tape to stack the upper chip on the lower chip;
    (3) attaching both surface adhesive insulating tapes on regions spaced from, and positioned left and right sides of respective center pads formed in the center pad formation surfaces of the lower chip and the upper chip;
    (4) attaching one end portions of the leads to the both surface adhesive insulating tapes attached on left and right sides of the center pads of the upper chip;
    (5) conducting a first wire bonding for electrically connecting left and right side ends of the leads to the center pads of the upper chip using conductive connection members;
    (6) forming respective leads into channel forms such that the leads projected in left and right directions from the top surface of the upper chip enclose opposite sides of the upper and lower chips, and the other end portions of respective leads are attached to the both surface adhesive insulating tapes attached on regions spaced a distance from, and positioned in left and right sides of the center pads in the bottom surface of the lower chip;
    (7) conducting a second wire bonding for electrically connecting the other end portions of the leads to the center pads in the lower chip using conductive connection members;
    (8) encapsulating an entire structure excluding the outer lead portions of the leads with a resin so as to protect the upper and lower chips and the conductive connection members, to form a molded body; and,
    (9) attaching solder balls to the outer lead portions exposed outside of the molded body.
    [16" id="US-20010000053-A1-CLM-00016] 16. A method as claimed in
    claim 15 , further comprising the step of forming grooves in bottom surfaces of the outer lead portions exposed outside of the molded body of the leads for attachment of the solder balls.
    [17" id="US-20010000053-A1-CLM-00017] 17. A method as claimed in
    claim 16 , further including the step of coating solder paste or flux on an inside of the grooves in the leads.
    [18" id="US-20010000053-A1-CLM-00018] 18. A method as claimed in
    claim 17 , further including the steps of;
    setting the solder balls to the solder paste or flux coated on inside of the grooves in the leads, and
    reflowing the solder balls so as to weld the solder balls to the leads.
    [19" id="US-20010000053-A1-CLM-00019] 19. A method as claimed in one of
    claims 16 to
    18 , wherein the grooves in adjacent leads are formed at zigzag positions.
    [20" id="US-20010000053-A1-CLM-00020] 20. A method as claimed in
    claim 15 , wherein the outer lead portions are exposed in top and bottom, and left and right sides of the molded body for dissipation of a heat generated in operation of the upper and lower chips.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6177721B1|2001-01-23|Chip stack-type semiconductor package and method for fabricating the same
    US5770888A|1998-06-23|Integrated chip package with reduced dimensions and leads exposed from the top and bottom of the package
    US6002165A|1999-12-14|Multilayered lead frame for semiconductor packages
    US6803254B2|2004-10-12|Wire bonding method for a semiconductor package
    US6545347B2|2003-04-08|Enhanced leadless chip carrier
    US8710647B2|2014-04-29|Semiconductor device having a first conductive member connecting a chip to a wiring board pad and a second conductive member connecting the wiring board pad to a land on an insulator covering the chip and the wiring board
    US6080264A|2000-06-27|Combination of semiconductor interconnect
    US6343019B1|2002-01-29|Apparatus and method of stacking die on a substrate
    US5637828A|1997-06-10|High density semiconductor package
    US6982485B1|2006-01-03|Stacking structure for semiconductor chips and a semiconductor package using it
    US6762079B2|2004-07-13|Methods for fabricating dual loc semiconductor die assembly employing floating lead finger structure
    US5894107A|1999-04-13|Chip-size package | using a multi-layer laminated lead frame
    US20040241908A1|2004-12-02|Semiconductor package with semiconductor chips stacked therein and method of making the package
    JP3643706B2|2005-04-27|Semiconductor device
    JPH0661406A|1994-03-04|Semiconductor device, its manufacture, and tape carrier
    KR100265566B1|2000-09-15|Ship stack package
    US6791166B1|2004-09-14|Stackable lead frame package using exposed internal lead traces
    KR20030027413A|2003-04-07|Multi chip package having spacer that is inserted between chips and manufacturing method thereof
    US6190946B1|2001-02-20|Fabricating method of semiconductor package
    US6753597B1|2004-06-22|Encapsulated semiconductor package including chip paddle and leads
    US5559305A|1996-09-24|Semiconductor package having adjacently arranged semiconductor chips
    KR20010022174A|2001-03-15|Semiconductor device and method for manufacturing the same
    KR100830574B1|2008-05-21|Semiconductor Device Package
    KR100788341B1|2007-12-27|Chip Stacked Semiconductor Package
    KR19990051002A|1999-07-05|Laminated package and its manufacturing method
    同族专利:
    公开号 | 公开日
    KR100304959B1|2001-09-24|
    US6528353B2|2003-03-04|
    US6177721B1|2001-01-23|
    KR20000026615A|2000-05-15|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US6600222B1|2002-07-17|2003-07-29|Intel Corporation|Stacked microelectronic packages|
    US20040156173A1|2002-12-30|2004-08-12|Nyeon-Sik Jeong|Semiconductor package with a heat spreader|
    US6784529B2|2002-01-04|2004-08-31|Renesas Technology Corp.|Semiconductor device|
    US6820202B1|1998-11-09|2004-11-16|First Data Corporation|Account authority digital signaturesystem|
    US20050046000A1|2003-08-29|2005-03-03|Seng Eric Tan Swee|Invertible microfeature device packages and associated methods|
    US20050077621A1|2002-04-22|2005-04-14|Keith Gann|Vertically stacked pre-packaged integrated circuit chips|
    US20060046436A1|2000-09-11|2006-03-02|Shinji Ohuchi|Manufacturing method of stack-type semiconductor device|
    US20070045803A1|2005-08-26|2007-03-01|Micron Technology, Inc.|Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices|
    US20070235869A1|2006-04-01|2007-10-11|Stats Chippac Ltd.|Integrated circuit package system with wire bond pattern|
    US20090001541A1|2007-06-29|2009-01-01|Lucent Technologies Inc.|Method and apparatus for stackable modular integrated circuits|
    US20090091009A1|2007-10-03|2009-04-09|Corisis David J|Stackable integrated circuit package|
    US20090121326A1|2007-11-09|2009-05-14|Jong Hoon Kim|Semiconductor package module|
    US20090127677A1|2007-11-21|2009-05-21|Gomez Jocel P|Multi-Terminal Package Assembly For Semiconductor Devices|
    US20090239337A1|2005-08-19|2009-09-24|Micron Technology, Inc.|Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices|
    US20100001291A1|2008-07-07|2010-01-07|Infineon Technologies Ag|Electronic device and manufacturing thereof|
    US20100109139A1|2003-01-03|2010-05-06|Dong-Ho Lee|Stack package made of chip scale packages|
    US20110089555A1|2009-10-19|2011-04-21|Uniram Technology Inc.|Area reduction for surface mount package chips|
    US20110133337A1|2009-10-19|2011-06-09|Jeng-Jye Shau|Area reduction for surface mount package chips|
    US20120056333A1|2010-09-03|2012-03-08|Sae MagneticsLtd.|Layered chip package and method of manufacturing same|
    US8441112B2|2010-10-01|2013-05-14|Headway Technologies, Inc.|Method of manufacturing layered chip package|
    US8618646B2|2010-10-12|2013-12-31|Headway Technologies, Inc.|Layered chip package and method of manufacturing same|JPH021962A|1988-06-10|1990-01-08|Mitsubishi Electric Corp|Semiconductor device|
    US4991290A|1988-07-21|1991-02-12|Microelectronics And Computer Technology|Flexible electrical interconnect and method of making|
    EP0408779B1|1989-07-18|1993-03-17|International Business Machines Corporation|High density semiconductor memory module|
    JPH03173167A|1989-12-01|1991-07-26|Hitachi Ltd|Surface-mount package semiconductor device and mounting thereof|
    US5530292A|1990-03-15|1996-06-25|Fujitsu Limited|Semiconductor device having a plurality of chips|
    US5583375A|1990-06-11|1996-12-10|Hitachi, Ltd.|Semiconductor device with lead structure within the planar area of the device|
    US5375041A|1992-12-02|1994-12-20|Intel Corporation|Ra-tab array bump tab tape based I.C. package|
    US5483024A|1993-10-08|1996-01-09|Texas Instruments Incorporated|High density semiconductor package|
    JP2565300B2|1994-05-31|1996-12-18|日本電気株式会社|Semiconductor device|
    US6002167A|1995-09-22|1999-12-14|Hitachi Cable, Ltd.|Semiconductor device having lead on chip structure|
    US5646446A|1995-12-22|1997-07-08|Fairchild Space And Defense Corporation|Three-dimensional flexible assembly of integrated circuits|
    KR100192179B1|1996-03-06|1999-06-15|김영환|Semiconductor package|
    JPH09260538A|1996-03-27|1997-10-03|Miyazaki Oki Electric Co Ltd|Resin sealed semiconductor device manufacturing method and its mounting structure|
    KR100186309B1|1996-05-17|1999-03-20|문정환|Stacked bottom lead package|
    DE19626126C2|1996-06-28|1998-04-16|Fraunhofer Ges Forschung|Method for forming a spatial chip arrangement and spatial chip arrangement|
    US6225688B1|1997-12-11|2001-05-01|Tessera, Inc.|Stacked microelectronic assembly and method therefor|
    US6121676A|1996-12-13|2000-09-19|Tessera, Inc.|Stacked microelectronic assembly and method therefor|
    KR100226737B1|1996-12-27|1999-10-15|구본준|Semiconductor device stacked package|
    US6208521B1|1997-05-19|2001-03-27|Nitto Denko Corporation|Film carrier and laminate type mounting structure using same|
    JP3006546B2|1997-06-12|2000-02-07|日本電気株式会社|Semiconductor device and lead frame|
    JPH1174413A|1997-07-01|1999-03-16|Sony Corp|Lead frame and its manufacture, semiconductor device and its assembling method, and electronic equipment|
    US6077724A|1998-09-05|2000-06-20|First International Computer Inc.|Multi-chips semiconductor package and fabrication method|JP2001094045A|1999-09-22|2001-04-06|Seiko Epson Corp|Semiconductor device|
    TW429494B|1999-11-08|2001-04-11|Siliconware Precision Industries Co Ltd|Quad flat non-leaded package|
    JP3495305B2|2000-02-02|2004-02-09|Ｎｅｃエレクトロニクス株式会社|Semiconductor device and semiconductor module|
    US6426559B1|2000-06-29|2002-07-30|National Semiconductor Corporation|Miniature 3D multi-chip module|
    US6326700B1|2000-08-15|2001-12-04|United Test Center, Inc.|Low profile semiconductor package and process for making the same|
    JP3499202B2|2000-10-16|2004-02-23|沖電気工業株式会社|Method for manufacturing semiconductor device|
    KR100457424B1|2000-12-26|2004-11-16|앰코 테크놀로지 코리아 주식회사|Semiconductor package and its manufacturing method|
    US6744121B2|2001-04-19|2004-06-01|Walton Advanced Electronics Ltd|Multi-chip package|
    US6791172B2|2001-04-25|2004-09-14|General Semiconductor Of Taiwan, Ltd.|Power semiconductor device manufactured using a chip-size package|
    KR100422343B1|2001-05-10|2004-03-10|주식회사 하이닉스반도체|stack package and method of fabricating the same|
    KR100425766B1|2001-06-28|2004-04-03|동부전자 주식회사|Semiconductor package and fabrication method|
    KR100480909B1|2001-12-29|2005-04-07|주식회사 하이닉스반도체|method for manufacturing stacked chip package|
    US6635970B2|2002-02-06|2003-10-21|International Business Machines Corporation|Power distribution design method for stacked flip-chip packages|
    US7777321B2|2002-04-22|2010-08-17|Gann Keith D|Stacked microelectronic layer and module with three-axis channel T-connects|
    KR100631939B1|2002-07-16|2006-10-04|주식회사 하이닉스반도체|A semiconductor device which is formed by stacking a bga package and a tsop package|
    JP4128473B2|2003-03-07|2008-07-30|松下電器産業株式会社|Semiconductor device|
    CN100413070C|2004-01-30|2008-08-20|松下电器产业株式会社|Module with a built-in component, and electronic device with the same|
    US20070132111A1|2004-10-07|2007-06-14|Optimum Care International Tech. Inc.|Fine-sized chip package structure|
    US20050224944A1|2004-04-13|2005-10-13|Stack Devices Corp.|Stacked semiconductor device|
    KR100575591B1|2004-07-27|2006-05-03|삼성전자주식회사|CSP for wafer level stack package and manufacturing method thereof|
    CN100378993C|2004-08-26|2008-04-02|财团法人工业技术研究院|Stereo-stacking packaging structure|
    DE102004041889B4|2004-08-30|2006-06-29|Infineon Technologies Ag|Semiconductor device with stacked semiconductor devices and method for their production|
    DE102005006995B4|2005-02-15|2008-01-24|Infineon Technologies Ag|Semiconductor device with plastic housing and external connections and method for producing the same|
    KR100713932B1|2006-03-29|2007-05-07|주식회사 하이닉스반도체|Flip chip bonded package|
    US20070268660A1|2006-05-17|2007-11-22|Stats Chippac Ltd.|Spacerless semiconductor package chip stacking system|
    US7829438B2|2006-10-10|2010-11-09|Tessera, Inc.|Edge connect wafer level stacking|
    US7901989B2|2006-10-10|2011-03-08|Tessera, Inc.|Reconstituted wafer level stacking|
    US8513789B2|2006-10-10|2013-08-20|Tessera, Inc.|Edge connect wafer level stacking with leads extending along edges|
    US7952195B2|2006-12-28|2011-05-31|Tessera, Inc.|Stacked packages with bridging traces|
    KR100829614B1|2006-12-29|2008-05-14|삼성전자주식회사|Stacked semiconductor package and method of manufacturing the same|
    JP4751351B2|2007-02-20|2011-08-17|株式会社東芝|Semiconductor device and semiconductor module using the same|
    WO2009017758A2|2007-07-27|2009-02-05|Tessera, Inc.|Reconstituted wafer stack packaging with after-applied pad extensions|
    US8551815B2|2007-08-03|2013-10-08|Tessera, Inc.|Stack packages using reconstituted wafers|
    US8043895B2|2007-08-09|2011-10-25|Tessera, Inc.|Method of fabricating stacked assembly including plurality of stacked microelectronic elements|
    JP5639052B2|2008-06-16|2014-12-10|テッセラ，インコーポレイテッド|Edge stacking at wafer level|
    KR101187214B1|2009-03-13|2012-10-02|테세라, 인코포레이티드|Stacked microelectronic assembly with microelectronic elements having vias extending through bond pads|
    US20120049334A1|2010-08-27|2012-03-01|Stats Chippac, Ltd.|Semiconductor Device and Method of Forming Leadframe as Vertical Interconnect Structure Between Stacked Semiconductor Die|
    MY166609A|2010-09-15|2018-07-17|Semiconductor Components Ind Llc|Connector assembly and method of manufacture|
    US9865570B1|2017-02-14|2018-01-09|Globalfoundries Inc.|Integrated circuit package with thermally conductive pillar|
    法律状态:
    2003-02-13| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2006-08-11| FPAY| Fee payment|Year of fee payment: 4 |
    2010-08-25| FPAY| Fee payment|Year of fee payment: 8 |
    2014-08-27| FPAY| Fee payment|Year of fee payment: 12 |
    优先权:
    申请号 | 申请日 | 专利标题
    KR1019980044218A|KR100304959B1|1998-10-21|1998-10-21|Chip stacked semiconductor package and manufacturing method thereof|
    KR98-44218||1998-10-21||
    US09/421,252|US6177721B1|1998-10-21|1999-10-20|Chip stack-type semiconductor package and method for fabricating the same|
    US09/727,778|US6528353B2|1998-10-21|2000-12-04|Chip stack-type semiconductor package and method for fabricating the same|US09/727,778| US6528353B2|1998-10-21|2000-12-04|Chip stack-type semiconductor package and method for fabricating the same|
    [返回顶部]